

07/31/98  
JCS3 U.S. PTO

Please type a plus sign (+) inside this box → ☐

PTO/SB/05 (12/97)  
Approved for use through 09/30/00. OMB 0651-0032  
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# UTILITY PATENT APPLICATION TRANSMITTAL

Attorney Docket No. **02282.P055**

Total Pages **1**

First Named Inventor or Application Identifier

**Alain Raynaud**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Express Mail Label No.

**EM542801726US**

**APPLICATION ELEMENTS**  
See MPEP chapter 600 concerning utility patent application contents.

**ADDRESS TO:**  
Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

1. ☒ Fee Transmittal Form  
(Submit an original, and a duplicate for fee processing)
2. ☒ Specification (Total Pages **44**)  
(preferred arrangement set forth below)
  - Descriptive title of the invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the invention
  - Brief Summary of the invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
3. ☒ Drawing(s) (35 USC 113) (Total Sheets **20**)
4. Oath or Declaration (unsigned) (Total Pages **4**)
  - a. ☒ Newly executed (original or copy)
  - b. ☐ Copy from a prior application (37 CFR 1.63(d))  
(for continuation/divisional with Box 17 completed)  
(Note Box 5 below)
  - i. ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting  
inventor(s) named in the prior application,  
see 37 CFR 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation By Reference (useable if Box 4b is checked)  
The entire disclosure of the prior application, from which a  
copy of the oath or declaration is supplied under Box 4b,  
is considered as being part of the disclosure of the  
accompanying application and is hereby incorporated by  
reference therein.

6. ☐ Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)
  - a. ☐ Computer Readable Copy
  - b. ☐ Paper Copy (identical to computer copy)
  - c. ☐ Statement verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

8. ☐ Assignment Papers (cover sheet & document(s))
9. ☐ 37 CFR 3.73(b) Statement ☐ Power of Attorney  
(when there is an assignee)
10. ☐ English Translation Document (if applicable)
11. ☐ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
14. ☐ Small Entity ☐ Statement filed in prior application,  
Statement(s) ☐ Status still proper and desired
15. ☐ Certified Copy of Priority Document(s)  
(if foreign priority is claimed)
16. ☒ Other: **Certificate of Mailing**

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: \_\_\_\_\_/\_\_\_\_\_

## 18. CORRESPONDENCE ADDRESS

☐ Customer Number or Bar Code Label

or ☒ Correspondence address below

(Insert Customer No. or Attach bar code label here)

NAME	<b>William D. Davis</b>				
	<b>Blakely Sokoloff Taylor &amp; Zafman, LLP</b>				
ADDRESS	<b>12400 Wilshire Blvd.</b>				
	<b>Seventh Floor</b>				
CITY	<b>Los Angeles</b>	STATE	<b>California</b>	ZIP CODE	<b>90025</b>
COUNTRY	<b>United States</b>	TELEPHONE	<b>503-684-6200</b>	FAX	<b>503-684-3245</b>

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Express Mail No.: EM542801726US

PTO/SB/17 (12-97)

Approved for use through 9/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

<b>FEE TRANSMITTAL</b>		<b>Complete if Known</b>	
<i>Note: Effective October 1, 1997. Patent fees are subject to annual revision.</i>		Application Number	July 31, 1998
		Filing Date	Alain Raynaud
		First Named Inventor	
		Group Art Unit	
		Examiner Name	
		Attorney Docket Number	02282.P055
<b>TOTAL AMOUNT OF PAYMENT (\$)</b> 1,568.00			

METHOD OF PAYMENT (check one)	FEE CALCULATION (continued)																																																																																																																																																																																	
<p>1. <input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge indicated fees and credit any over payments to:</p> <p>Deposit Account Number: <b>02-2666</b></p> <p>Deposit Account Name: _____</p> <p><input checked="" type="checkbox"/> Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17    <input type="checkbox"/> Charge the Issue Fee Set in 37 CFR 1.18 at the Mailing of the Notice of Allowance</p> <p>2. <input checked="" type="checkbox"/> Payment Enclosed:</p> <p style="margin-left: 20px;"><input checked="" type="checkbox"/> Check    <input type="checkbox"/> Money Order    <input type="checkbox"/> Other</p>	<p><b>3. ADDITIONAL FEES</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"><thead><tr><th>Large Entity Fee Code</th><th>Small Entity Fee Code</th><th>Fee Description</th><th>Fee Paid</th></tr></thead><tbody><tr><td>105</td><td>130</td><td>205</td><td>65</td><td>Surcharge - late filing fee or oath</td><td></td></tr><tr><td>127</td><td>50</td><td>227</td><td>25</td><td>Surcharge - late provisional filing fee or cover sheet.</td><td></td></tr><tr><td>139</td><td>130</td><td>139</td><td>130</td><td>Non-English specification</td><td></td></tr><tr><td>147</td><td>2,520</td><td>147</td><td>2,520</td><td>For filing a request for reexamination</td><td></td></tr><tr><td>112</td><td>920*</td><td>112</td><td>920*</td><td>Requesting publication of SIR prior to Examiner action</td><td></td></tr><tr><td>113</td><td>1,340*</td><td>113</td><td>1,340*</td><td>Requesting publication of SIR after Examiner action</td><td></td></tr><tr><td>115</td><td>110</td><td>215</td><td>55</td><td>Extension for reply within first month</td><td></td></tr><tr><td>116</td><td>400</td><td>216</td><td>200</td><td>Extension for reply within second month</td><td></td></tr><tr><td>117</td><td>950</td><td>217</td><td>475</td><td>Extension for reply within third month</td><td></td></tr><tr><td>118</td><td>1,510</td><td>218</td><td>755</td><td>Extension for reply within fourth month</td><td></td></tr><tr><td>123</td><td>2,060</td><td>228</td><td>1,030</td><td>Extension for reply within fifth month</td><td></td></tr><tr><td>119</td><td>310</td><td>219</td><td>155</td><td>Notice of Appeal</td><td></td></tr><tr><td>120</td><td>310</td><td>220</td><td>155</td><td>Filing a brief in support of an appeal</td><td></td></tr><tr><td>121</td><td>270</td><td>221</td><td>135</td><td>Request for oral hearing</td><td></td></tr><tr><td>138</td><td>1,510</td><td>138</td><td>1,510</td><td>Petition to institute a public use proceeding</td><td></td></tr><tr><td>140</td><td>110</td><td>240</td><td>55</td><td>Petition to revive - unavoidable</td><td></td></tr><tr><td>141</td><td>1,320</td><td>241</td><td>660</td><td>Petition to revive - unintentional</td><td></td></tr><tr><td>142</td><td>1,320</td><td>242</td><td>660</td><td>Utility issue fee (or reissue)</td><td></td></tr><tr><td>143</td><td>450</td><td>243</td><td>225</td><td>Design issue fee</td><td></td></tr><tr><td>144</td><td>670</td><td>244</td><td>335</td><td>Plant issue fee</td><td></td></tr><tr><td>122</td><td>130</td><td>122</td><td>130</td><td>Petitions to the Commissioner</td><td></td></tr><tr><td>123</td><td>50</td><td>123</td><td>50</td><td>Petitions related to provisional applications</td><td></td></tr><tr><td>126</td><td>240</td><td>126</td><td>240</td><td>Submission of Information Disclosure Stmt</td><td></td></tr><tr><td>581</td><td>40</td><td>581</td><td>40</td><td>Recording each patent assignment per property (times number of properties)</td><td></td></tr><tr><td>146</td><td>790</td><td>246</td><td>395</td><td>Filing a submission after final rejection (37 CFR 1.129(a))</td><td></td></tr><tr><td>149</td><td>790</td><td>249</td><td>395</td><td>For each additional invention to be examined (37 CFR 1.129(b))</td><td></td></tr><tr><td colspan="5">Other fee (specify) _____</td><td></td></tr><tr><td colspan="5">Other fee (specify) _____</td><td></td></tr><tr><td colspan="5" style="text-align: right;"><b>SUBTOTAL (3) (\$)</b> 0.00</td></tr></tbody></table>	Large Entity Fee Code	Small Entity Fee Code	Fee Description	Fee Paid	105	130	205	65	Surcharge - late filing fee or oath		127	50	227	25	Surcharge - late provisional filing fee or cover sheet.		139	130	139	130	Non-English specification		147	2,520	147	2,520	For filing a request for reexamination		112	920*	112	920*	Requesting publication of SIR prior to Examiner action		113	1,340*	113	1,340*	Requesting publication of SIR after Examiner action		115	110	215	55	Extension for reply within first month		116	400	216	200	Extension for reply within second month		117	950	217	475	Extension for reply within third month		118	1,510	218	755	Extension for reply within fourth month		123	2,060	228	1,030	Extension for reply within fifth month		119	310	219	155	Notice of Appeal		120	310	220	155	Filing a brief in support of an appeal		121	270	221	135	Request for oral hearing		138	1,510	138	1,510	Petition to institute a public use proceeding		140	110	240	55	Petition to revive - unavoidable		141	1,320	241	660	Petition to revive - unintentional		142	1,320	242	660	Utility issue fee (or reissue)		143	450	243	225	Design issue fee		144	670	244	335	Plant issue fee		122	130	122	130	Petitions to the Commissioner		123	50	123	50	Petitions related to provisional applications		126	240	126	240	Submission of Information Disclosure Stmt		581	40	581	40	Recording each patent assignment per property (times number of properties)		146	790	246	395	Filing a submission after final rejection (37 CFR 1.129(a))		149	790	249	395	For each additional invention to be examined (37 CFR 1.129(b))		Other fee (specify) _____						Other fee (specify) _____						<b>SUBTOTAL (3) (\$)</b> 0.00				
Large Entity Fee Code	Small Entity Fee Code	Fee Description	Fee Paid																																																																																																																																																																															
105	130	205	65	Surcharge - late filing fee or oath																																																																																																																																																																														
127	50	227	25	Surcharge - late provisional filing fee or cover sheet.																																																																																																																																																																														
139	130	139	130	Non-English specification																																																																																																																																																																														
147	2,520	147	2,520	For filing a request for reexamination																																																																																																																																																																														
112	920*	112	920*	Requesting publication of SIR prior to Examiner action																																																																																																																																																																														
113	1,340*	113	1,340*	Requesting publication of SIR after Examiner action																																																																																																																																																																														
115	110	215	55	Extension for reply within first month																																																																																																																																																																														
116	400	216	200	Extension for reply within second month																																																																																																																																																																														
117	950	217	475	Extension for reply within third month																																																																																																																																																																														
118	1,510	218	755	Extension for reply within fourth month																																																																																																																																																																														
123	2,060	228	1,030	Extension for reply within fifth month																																																																																																																																																																														
119	310	219	155	Notice of Appeal																																																																																																																																																																														
120	310	220	155	Filing a brief in support of an appeal																																																																																																																																																																														
121	270	221	135	Request for oral hearing																																																																																																																																																																														
138	1,510	138	1,510	Petition to institute a public use proceeding																																																																																																																																																																														
140	110	240	55	Petition to revive - unavoidable																																																																																																																																																																														
141	1,320	241	660	Petition to revive - unintentional																																																																																																																																																																														
142	1,320	242	660	Utility issue fee (or reissue)																																																																																																																																																																														
143	450	243	225	Design issue fee																																																																																																																																																																														
144	670	244	335	Plant issue fee																																																																																																																																																																														
122	130	122	130	Petitions to the Commissioner																																																																																																																																																																														
123	50	123	50	Petitions related to provisional applications																																																																																																																																																																														
126	240	126	240	Submission of Information Disclosure Stmt																																																																																																																																																																														
581	40	581	40	Recording each patent assignment per property (times number of properties)																																																																																																																																																																														
146	790	246	395	Filing a submission after final rejection (37 CFR 1.129(a))																																																																																																																																																																														
149	790	249	395	For each additional invention to be examined (37 CFR 1.129(b))																																																																																																																																																																														
Other fee (specify) _____																																																																																																																																																																																		
Other fee (specify) _____																																																																																																																																																																																		
<b>SUBTOTAL (3) (\$)</b> 0.00																																																																																																																																																																																		
<p><b>1. FILING FEE</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"><thead><tr><th>Large Entity Fee Code</th><th>Small Entity Fee Code</th><th>Fee Description</th><th>Fee Paid</th></tr></thead><tbody><tr><td>101</td><td>790</td><td>201</td><td>395</td><td>Utility filing fee</td><td>790.00</td></tr><tr><td>106</td><td>330</td><td>206</td><td>165</td><td>Design filing fee</td><td></td></tr><tr><td>107</td><td>540</td><td>207</td><td>270</td><td>Plant filing fee</td><td></td></tr><tr><td>108</td><td>790</td><td>208</td><td>395</td><td>Reissue filing fee</td><td></td></tr><tr><td>114</td><td>150</td><td>214</td><td>75</td><td>Provisional filing fee</td><td></td></tr><tr><td colspan="5" style="text-align: right;"><b>SUBTOTAL (1) (\$)</b> 790.00</td></tr></tbody></table>		Large Entity Fee Code	Small Entity Fee Code	Fee Description	Fee Paid	101	790	201	395	Utility filing fee	790.00	106	330	206	165	Design filing fee		107	540	207	270	Plant filing fee		108	790	208	395	Reissue filing fee		114	150	214	75	Provisional filing fee		<b>SUBTOTAL (1) (\$)</b> 790.00					<p><b>2. CLAIMS</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"><thead><tr><th>Total Claims</th><th>Extra</th><th>Fee from below</th><th>Fee Paid</th></tr></thead><tbody><tr><td>33</td><td>-20 =</td><td>13</td><td>X 22 = 286.00</td></tr><tr><td>Independent Claims</td><td>9 - 3 =</td><td>6</td><td>X 82 = 492.00</td></tr><tr><td>Multiple Dependent Claims</td><td></td><td></td><td></td></tr></tbody></table> <table border="1" style="width: 100%; border-collapse: collapse;"><thead><tr><th>Large Entity Fee Code</th><th>Small Entity Fee Code</th><th>Fee Description</th><th>Fee Paid</th></tr></thead><tbody><tr><td>103</td><td>22</td><td>203</td><td>11</td><td>Claims in excess of 20</td><td></td></tr><tr><td>102</td><td>82</td><td>202</td><td>41</td><td>Independent claims in excess of 3</td><td></td></tr><tr><td>104</td><td>270</td><td>204</td><td>135</td><td>Multiple dependent claim</td><td></td></tr><tr><td>109</td><td>82</td><td>209</td><td>41</td><td>Reissue independent claims over original patent</td><td></td></tr><tr><td>110</td><td>22</td><td>210</td><td>11</td><td>Reissue claims in excess of 20 and over original patent</td><td></td></tr><tr><td colspan="5" style="text-align: right;"><b>SUBTOTAL (2) (\$)</b> 778.00</td></tr></tbody></table>		Total Claims	Extra	Fee from below	Fee Paid	33	-20 =	13	X 22 = 286.00	Independent Claims	9 - 3 =	6	X 82 = 492.00	Multiple Dependent Claims				Large Entity Fee Code	Small Entity Fee Code	Fee Description	Fee Paid	103	22	203	11	Claims in excess of 20		102	82	202	41	Independent claims in excess of 3		104	270	204	135	Multiple dependent claim		109	82	209	41	Reissue independent claims over original patent		110	22	210	11	Reissue claims in excess of 20 and over original patent		<b>SUBTOTAL (2) (\$)</b> 778.00																																																																																					
Large Entity Fee Code	Small Entity Fee Code	Fee Description	Fee Paid																																																																																																																																																																															
101	790	201	395	Utility filing fee	790.00																																																																																																																																																																													
106	330	206	165	Design filing fee																																																																																																																																																																														
107	540	207	270	Plant filing fee																																																																																																																																																																														
108	790	208	395	Reissue filing fee																																																																																																																																																																														
114	150	214	75	Provisional filing fee																																																																																																																																																																														
<b>SUBTOTAL (1) (\$)</b> 790.00																																																																																																																																																																																		
Total Claims	Extra	Fee from below	Fee Paid																																																																																																																																																																															
33	-20 =	13	X 22 = 286.00																																																																																																																																																																															
Independent Claims	9 - 3 =	6	X 82 = 492.00																																																																																																																																																																															
Multiple Dependent Claims																																																																																																																																																																																		
Large Entity Fee Code	Small Entity Fee Code	Fee Description	Fee Paid																																																																																																																																																																															
103	22	203	11	Claims in excess of 20																																																																																																																																																																														
102	82	202	41	Independent claims in excess of 3																																																																																																																																																																														
104	270	204	135	Multiple dependent claim																																																																																																																																																																														
109	82	209	41	Reissue independent claims over original patent																																																																																																																																																																														
110	22	210	11	Reissue claims in excess of 20 and over original patent																																																																																																																																																																														
<b>SUBTOTAL (2) (\$)</b> 778.00																																																																																																																																																																																		

SUBMITTED BY		Complete (if applicable)	
Typed or Printed Name	William D. Davis	Reg. Number	38,428
Signature	<i>William D. Davis</i>	Date	7/31/98
		Deposit Account User ID	

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

UNITED STATES PATENT APPLICATION

FOR

METHOD AND APPARATUS FOR GATE-LEVEL SIMULATION OF  
SYNTHESIZED REGISTER TRANSFER LEVEL DESIGNS WITH SOURCE-  
LEVEL DEBUGGING

INVENTORS:

ALAIN RAYNAUD  
LUC M. BURGUN

Prepared by:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN, LLP  
12400 WILSHIRE BOULEVARD  
SEVENTH FLOOR  
LOS ANGELES, CALIFORNIA 90025  
(503) 684-6200

Attorney Docket No. 02282.P055

EM 542801726 US

"Express Mail" mailing label number


July 31, 1998

Date of Deposit

I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service  
"Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has  
been addressed to the Assistant Commissioner for Patents, Washington, D. C. 20231

Michelle J. Turner

(Typed or printed name of person mailing paper or fee)



(Signature of person mailing paper or fee)

02282.P055

METHOD AND APPARATUS FOR GATE-LEVEL SIMULATION OF  
SYNTHESIZED REGISTER TRANSFER LEVEL DESIGN WITH SOURCE-  
LEVEL DEBUGGING

FIELD OF THE INVENTION

5           This invention relates to the fields of simulation and prototyping when designing integrated circuits. In particular, this invention is drawn to debugging synthesizable code at the register transfer level during gate-level simulation.

BACKGROUND OF THE INVENTION

10           Integrated circuit designers have adopted the use of high-level hardware description languages due in part to the size and complexity of modern integrated circuits. One such description language is Very High Speed Integrated Circuit (VHSIC) Description Language, or VHDL. Further information regarding VHDL may be found in the IEEE Standard VHDL  
15   Language Reference Manual (IEEE 1076-1987, IEEE 1076-1993). Another such description language is Verilog. These high level description languages are typically generically referred to as hardware description languages (HDLs).

          Synthesis is the process of generating a gate-level netlist from the high-level description languages. Presently, synthesis tools recognize a subset  
20   of the high-level description language source code referred to as Register Transfer Level (RTL) source code. Further information regarding RTL source code may be found in the IEEE 1076.6/D1.10 Draft Standard for VHDL Register Transfer Level Synthesis (1997).

          The RTL source code can be synthesized into a gate-level netlist. The  
25   gate-level netlist can be verified using gate-level simulation. The gate-level simulation can be performed using a software gate-level simulator.

Alternatively, the gate-level simulation may be performed by converting the gate-level netlist into a format suitable for programming an emulator, a hardware accelerator, or a rapid-prototyping system so that the digital circuit description can take an actual operating hardware form.

5           Debugging environments for high-level hardware description languages frequently include a number of functionalities for analyzing and verifying the design when performing simulation. For example, a designer can typically navigate the design hierarchy, view the RTL source code, and set breakpoints on a statement of RTL source code to stop the simulation.

10       Statements are usually identified by their line number in the RTL source code. In addition, the debugging environment often supports viewing and tracing variables and signal values. The RTL simulation environment typically offers such RTL debugging functionalities.

15           RTL simulation is typically performed by using software RTL simulators which provide good flexibility. However, for complex designs, a very large number of test vectors may need to be applied in order to adequately verify the design. This can take a considerable amount of time using software RTL simulation as contrasted with hardware acceleration or emulation starting from a gate-level netlist representation (i.e., "gate-level  
20   hardware acceleration," or "gate-level emulation"). Furthermore, it may be useful to perform in-situ verification, which consists of validating the design under test by connecting the emulator or hardware accelerator to the target system environment (where the design is to be inserted after the design is completed).

One disadvantage with gate-level simulation, however, is that most of the high-level information from the RTL source code is lost. Without the high-level information, many of the debugging functionalities are unavailable.

5           For example, the designer typically cannot set a breakpoint from the source code during gate-level simulation. Although signals can be analyzed during gate-level simulation, mapping signal values to particular source code lines can be difficult, if not impossible. If the source code is translated into a combinatorial logic netlist, for example, the designer cannot “step” through  
10   the source code to trace variable values. Instead, the designer is limited to analyzing the input vector and resulting output vector values. Although the signals at the inputs and outputs of the various gates may be traced or modified, these values are determined concurrently in a combinatorial network and thus such analysis is not readily mappable to the RTL source  
15   code.

          A typical design flow will include creating a design at the RTL level, then synthesizing it into a gate-level netlist. Although simulation of this netlist can be performed at greater speeds using emulators or hardware accelerators, the ability to debug the design at the gate level is severely limited  
20   in comparison with software RTL simulation.

## SUMMARY OF THE INVENTION

Methods of instrumenting synthesizable register transfer level (RTL) source code to enable debugging support akin to high-level language programming environments for gate-level simulation are provided.

5        One method of facilitating gate-level simulation includes the step of generating cross-reference instrumentation data including instrumentation logic indicative of the execution status of at least one synthesizable statement within the RTL source code. A gate-level netlist is synthesized from the RTL source code. Evaluation of the instrumentation logic during simulation of  
10    the gate-level netlist enables RTL debugging by indicating the execution status of the cross-referenced synthesizable statement in the RTL source code.

In one embodiment, the gate-level netlist is modified to provide instrumentation signals implementing the instrumentation logic and corresponding to synthesizable statements within the RTL source code. In  
15    various embodiments, this may be accomplished by modifying the RTL source code or by generating the modified gate-level netlist during synthesis as if the source code had been modified.

Alternatively, the gate-level netlist is not modified but the instrumentation signals implementing the instrumentation logic are  
20    contained in a cross-reference instrumentation database. In either case, the instrumentation signals indicate the execution status of the corresponding cross-referenced synthesizable statement. The instrumentation signals can be used to facilitate source code analysis, breakpoint debugging, and visual tracing of the source code execution path  
25    during gate-level simulation.

For example, a breakpoint can be set at a selected statement of the source code. A simulation breakpoint is set so that the simulation is halted at a simulation cycle where the value of the instrumentation signals indicate that the statement has become active .

5           With respect to visually tracing the source code during execution, the instrumentation logic is evaluated during gate-level simulation to determine a list of at least one active statement. The active statement is displayed as a highlighted statement.

10           With respect to source code analysis, cross-reference instrumentation data including the instrumentation signals can be used to count the number of times a corresponding statement is executed in the source code. For example, an execution count of the cross-referenced synthesizable statement is incremented when evaluation of the corresponding instrumentation logic indicates that the cross-referenced synthesizable statement is active.

15           Other features and advantages of the present invention will be apparent from the accompanying drawings and from the detailed description that follows below.



## BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and not limitation in the figures of the accompanying drawings, in which like references indicate similar elements and in which:

5           Figure 1 illustrates the process of synthesizing RTL source code into a gate-level design.

          Figure 2 illustrates one embodiment of a modified process for generating a gate-level design.

10           Figure 3 illustrates one embodiment of a method for instrumenting level-sensitive RTL source code.

          Figure 4 illustrates VHDL source code.

          Figure 5 illustrates the gate-level design synthesized from the RTL source code of Figure 4.

15           Figure 6 illustrates the VHDL source code of Figure 4 modified in accordance with the method of Figure 3.

          Figure 7 illustrates one embodiment of the gate-level logic synthesized from the modified RTL source code.

          Figure 8 illustrates sample Verilog source code before instrumentation.

20           Figure 9 illustrates the Verilog source of Figure 8 instrumented in accordance with the method of Figure 3.

          Figure 10 illustrates the gate-level logic synthesized from the instrumented Verilog source code of Figure 9.

          Figure 11 illustrates Verilog source code for a D flip-flop with asynchronous reset.

Figure 12 illustrates one method of instrumenting event-sensitive RTL source code.

Figure 13 illustrates the source code of Figure 11 modified in accordance with the instrumentation process of Figure 12.

5        Figure 14 illustrates the gate-level logic synthesized for the instrumented source code of Figure 13.

Figure 15 illustrates Verilog source code for a D flip-flop with asynchronous reset.

10       Figure 16 illustrates the Verilog source code of Figure 15 after instrumentation in accordance with the method of Figure 12.

Figure 17 illustrates a method of instrumenting process activation.

Figure 18 illustrates source code modified in accordance with the method of Figure 17.

Figure 19 illustrates an instrumented "case" statement.

15       Figure 20 illustrates a process for decreasing the logic needed to instrument the source code.

Figure 21 illustrates incorporating instrumentation within the synthesis process.

20       Figure 22 illustrates a method of setting a breakpoint in RTL source code for use during gate-level simulation.

## DETAILED DESCRIPTION

Figure 1 illustrates a typical RTL source code synthesis process. HDL code including synthesizable RTL source code (110) serves as input to a synthesis process 120. In one embodiment, the RTL source code 110 is synthesized in step 140 to produce a gate-level design 150. The gate-level design can be used for gate-level simulation as illustrated in step 160.

Typically the gate-level design comprises a hierarchical or flattened gate-level netlist representing the circuit to be simulated. The various signals in a design are referred to as nets. A hierarchical netlist is made of a list of blocks, whereas a flattened netlist comprises only one block. A block contains components and a description of their interconnection using nets. Components can be reduced to combinatorial or sequential logic gates, or they may be hierarchical blocks of lower level.

For example, the component may be a primitive gate denoting a single combinatorial logic function (e.g., AND, NAND, NOR, OR, XOR, NXOR, etc.) or a single storage element such as a flip-flop or latch for sequential logic. One example of a set of primitive gates is found in the generic library GTECH available from Synopsys, Inc. of Mountain View, California.

Alternatively the component may be an application specific integrated circuit (ASIC) library cell which can be represented by a set of primitive gates. One example of an ASIC library is the LCA300K ASIC library developed by LSI Logic, Inc., Milpitas, California.

A component may also be a programmable primitive that represents a set of logic functions and storage. One example of a programmable primitive

is the configurable logic block (CLB) as described in The Programmable Gate Array Handbook, Xilinx Inc., San Jose, 1993.

Another example of a component is a macro block denoting a complex logic function such as memories, counters, shifters, adders, multipliers, etc.

- 5 Each of these can be further reduced to primitive gates forming combinatorial or sequential logic.

Three major categories of tools are available to the designer to simulate and test the design. Software RTL simulators (such as ModelSim™ from Model Technology, Inc.) typically offer a high-level of abstraction for their  
10 debugging environment, but have limited performance in terms of speed and no in-situ capacity. Software gate-level simulators (such as QuickSim™ from Mentor Graphics Corporation) typically offer limited level of abstraction and speed as well as no in-situ capacity. Hardware gate-level simulators (such as Cobalt™ and System Realizer™ from Quickturn Inc., Avatar™ from Ikos,  
15 and fast-prototyping systems usually built from FPGAs) typically offer very good performance in terms of speed and in-situ capacity, but a limited debugging environment.

When testing the design described by the HDL source code a designer may choose to simulate and validate the design at the RTL source code level  
20 (i.e., RTL simulation). RTL simulation typically permits the designer to set breakpoints in the source code, navigate the design hierarchy, view variables and signals and trace the value of these variables and signals.

When testing complex designs, millions or billions of test vectors may need to be applied in order to adequately test the design. Hardware  
25 accelerators or emulators can be used with the gate-level design to test the

design at a much greater speed than what is typically possible through software simulation (i.e. either software RTL simulation or software gate-level simulation). Unfortunately, the gate-level design generated in step 150 typically includes none of the high-level information available in the RTL source code 110. As a result, features available during RTL simulation such as setting breakpoints or analyzing the source code coverage are not available during gate-level simulation.

Instrumentation is the process of preserving high-level information through the synthesis process. Instrumentation permits simulation of a gate-level netlist at the level of abstraction of RTL simulation by preserving some of the information available at the source code level through the synthesis process.

Figure 2 illustrates one embodiment of the instrumentation process in which instrumentation is integrated with the synthesis process. RTL source code 210 is provided to the synthesis process 220. The synthesis process 120 of Figure 1 has been modified to include an instrumentation step 234. After instrumentation the instrumented code is then synthesized in step 240 as the original RTL source code was in step 140 of Figure 1.

In one embodiment, instrumentation results in generating a modified gate-level design to permit reconstitution of the flow of execution of the original RTL source code during gate-level simulation. Generally instrumentation logic is created for a synthesizable statement in the RTL source code either by modifying the RTL source code or by analyzing the RTL source code during the synthesis process. The instrumentation logic provides an output signal indicative of whether the corresponding synthesizable

statement is active. A gate-level design including the instrumentation output signal is then synthesized. Referring to Figure 2, the resulting gate-level design 250 contains additional logic to create the additional instrumentation output signals referenced in instrumentation data 238.

5           In an alternative embodiment, the RTL source code is analyzed to generate a cross-reference database as instrumentation data 238 without modifying the gate-level design. The cross-reference database indicates the combination of already existing signals in the form of instrumentation logic that can be evaluated during simulation to determine whether a particular  
10   line of the RTL source code is active. The cross-reference database contains a cross-reference between these instrumentation logic output signals and the position of the corresponding statement in the source code. The instrumentation data 238 is likely to contain considerably more complex logic to evaluate during simulation when the approach of not modifying the  
15   gate-level design (i.e., "pure" cross-reference database) is taken.

          The two approaches have tradeoffs. The gate-level design modification technique does not require special knowledge of the target simulation environment. Moreover, the gate-level design modification technique significantly reduces or eliminates the complexity of the logic to be evaluated  
20   during simulation to the extent that emulator or accelerator hardware triggering circuitry can be used to take an action when the corresponding statement is executed.

          For example, the hardware triggering circuitry may be used to halt the simulation at a particular statement or to count the number of times a  
25   particular statement is executed. The resulting gate-level design used during

simulation, however, will not be the design actually used for production thus simulation may not verify accurately the behavior of the gate-level design used for production. Furthermore, simulation of modified gate-level design may require more physical resources in hardware than the original design  
5 alone if gates have been added in order to implement the instrumentation logic.

Alternatively, the pure cross-reference database technique typically results in greater complexity of instrumentation logic to evaluate during simulation, but does not otherwise affect the original gate-level design. The  
10 greater complexity, however, may prevent the use of the hardware triggering circuitry to halt the simulation or to track source code coverage. Thus the pure cross-reference database technique may result in a significantly slower simulation time. Furthermore, since the evaluation may be performed by software, direct verification of the gate-level design in the target system  
15 through in-situ verification may not be possible. The instrumentation data including the logic added for instrumentation purposes can be eliminated after testing, however, without disrupting the gate-level design.

In essence the gate-level design modification technique greatly simplifies the analysis and the instrumentation logic required for  
20 cross-referencing by modifying the gate-level design to create unique signals and therefore simpler logic to evaluate (i.e., a single signal). The resulting instrumentation logic cross-referenced in the instrumentation data 238 is easily evaluated during simulation. Various embodiments of instrumentation may combine the gate-level design modification technique

or the pure cross-referencing technique in order to trade off simulation speed, density, and verification accuracy.

If the gate-level simulator, hardware accelerator, or emulator (e.g., through the use of a logic analyzer which can be external to the emulator) has the capacity to set breakpoints whenever certain signals reach a given value, then it is possible to implement breakpoints corresponding to RTL simulation breakpoints in the gate-level design. Whenever the user specifies a breakpoint in the RTL source code, the condition can be converted to a comparison with key signals in the gate-level design.

Instrumentation data 238 identifies the RTL source code statements each instrumentation output signal is associated with. Instrumentation data 238 is generated during the instrumentation process of step 234. In one embodiment, the instrumentation data is implemented as gates that can then be simulated by the target-level simulator. By examining the state of each instrumentation output signal during gate-level simulation, the user can determine which portions of RTL source code are being simulated. This in turn permits the designer to determine RTL source code coverage. By tracking the instrumentation signal values for each cycle of execution, the designer can determine how many times each line of the RTL source code has been activated.

The instrumentation data 238 can be used during simulation to ensure every possible state transition has been tested. For example, a Finite State Machine analyzer can determine from the values of the instrumentation output signals whether every possible state transition has been tested.



09137584-03498  
The instrumentation data 238 can also be used to enhance the source code display. In one embodiment, the source code is repositioned on the display so as to indicate the execution paths that are active during a current cycle. In another embodiment, the active source code in a given cycle is  
5 highlighted to indicate that it is active. This permits the designer to visually see the process flow without having to determine the value of each signal. In one embodiment, the instrumentation data 238 is used to enhance the display of the original RTL source code rather than the source code resulting from instrumentation.

10 An integrated circuit design is typically built by assembling hierarchical blocks. In VHDL, a block corresponds to an entity and architecture. In Verilog, a block corresponds to a module. In both HDLs, a block typically includes a declarative portion and a statement portion. The declarative portion generally includes the list of the ports or connectors.

15 The statement portion describes the block's behavior and is typically where a designer needs help when debugging a design. The statement portion includes concurrent signal assignment statements and sequential statements.

20 Concurrent signal assignment statements assign a logic expression to a signal. The signal is typically available for viewing at all times and thus breakpoints can be set in accordance with when the signals reach a certain value.

25 Sequential statements assign values depending upon the execution flow of the sequence. Sequential statement analysis is typically where the designer needs the greatest aids in debugging the design.

Sequential statements are typically found in VHDL "processes" and in Verilog "always" blocks. Processes or always blocks can be built of an unlimited combination of sequential statements including loops, conditional statements, and alternatives. There are at least two classes of sequential statements: level-sensitive and event-sensitive. Level-sensitive sequential statements only depend on the value of the inputs and can be synthesized to logic networks of combinatorial gates and latches. Event-sensitive sequential statements additionally require sequential logic such as flip-flops.

In one embodiment, level-sensitive RTL source code is instrumented by creating and associating one output signal with each list of synthesizable sequential statements. A list can consist of one or more sequential statements.

In one embodiment, each statement is a list. In an alternative embodiment, each list corresponds to a branch of the RTL source code. A list corresponding to a branch typically comprises a plurality of adjacent sequential statements, but may comprise a single sequential statement. Only one output signal is needed for each list of synthesizable sequential statements in a branch rather than for every sequential statement in the source code. Examples of sequential statements that create branches in the RTL source code are conditional statements such as IF-THEN statements and SELECT-CASE statements.

Figure 3 illustrates one method of modifying RTL source code for level-sensitive code. Generally, a unique local variable is created for each list of adjacent sequential statements in step 310. The level sensitive code instrumentation includes the step of modifying the RTL source code to

initialize each of these unique variables to zero at the beginning of the process being instrumented in step 320. One unique variable assignment statement is inserted into each list of adjacent sequential statements corresponding to an executable branch in step 330. The assignment statement sets the unique  
5 variable to one. At the end of the process all the unique local variables are assigned to global signals in step 340. Steps 310 and 320 are more generically referred to as initialization. Step 330 is referred to as flow instrumentation. Step 340 is referred to as "gathering."

Figure 4 illustrates non-instrumented VHDL source code. The VHDL  
10 source code 400 includes nine sequential statements within the process block. Eight of these nine statements are non-signal assignment sequential statements. These eight sequential statements form six statement lists or executable branches of the code. IF-THEN statement 410 comprises one list. Signal assignment statement 420 comprises a second list. Statements 430, 440,  
15 450 and 490 comprise a third list because they would be executed sequentially within the same execution path. Statements 460, 470, and 480 form individual lists.

Figure 5 illustrates one embodiment of the logic 500 resulting from the synthesis of the RTL source code of Figure 4. This figure may be used for  
20 comparison with the gate level design generated from instrumented code described below.

Figure 6 illustrates the source code of Figure 4 after instrumentation as described in Figure 3. The added statements are italicized for emphasis. For example, line 612 has been added to the source code to create six unique local

variables (TRACE1 through TRACE6), one for each of the six identified lists, in accordance with step 310 of Figure 3.

In accordance with step 330 of Figure 3, a trace variable assignment statement has been added adjacent to each of the lists. Referring to Figures 4 and 6, variable assignment statement 630 has been added adjacent to the first list comprising statement 410. Variable assignment statement 632 has been added adjacent to the second list comprising statement 420. Variable assignment statement 634 has been added adjacent to the third list comprising statements 430, 440, 450 and 490. Variable assignment statement 636 has been added adjacent to the fourth list comprising statement 460. Similarly, variable assignment statements 638 and 640 have been added adjacent to the fifth list comprising statement 470 and the sixth list comprising 480, respectively. Each of variable assignment statements 630 through 640 assigns a unique local variable the value of one.

Code portion 620 is added to initialize the unique local variables to zero at the beginning of the process in accordance with step 310 of Figure 3.

Each of the local variables is assigned to a global output signal in accordance with step 340 of Figure 3 by code portion 650. If required by the HDL, the global signals are declared by code portion 610. Similarly, the trace variables are declared by code portion 612.

In one embodiment, the unique local variables can actually be a single array where each "unique variable" or trace variable corresponds to a different position in the array. Similarly, in one embodiment, the additional global signals are described by an array where each of the global signals is represented by a different index of the array.

Coding practices for VHDL generally require variables to be used within the process and a signal assignment at the end of the process to propagate the variable values at the end of the process. In one embodiment, markers such as variable assignment statements are used to track the execution paths. Markers such as variable assignment statements are not typically synthesized into logic indicating the variable values, thus the variable assignment statements are used in conjunction with signal assignment statements in order to produce signals indicating whether various portions of the synthesized code are being executed.

If permitted by the HDL, however, global signal assignments can be used in lieu of local variable assignment statements. This would simplify the process of Figure 3 in that there would be no need to create or initialize local variables. In addition the step of assigning the local variables to global signals could be eliminated because values are assigned directly. The key is ensuring that there is a unique output signal created and associated with each list of sequential statements regardless of the coding practice used to achieve this goal.

Figure 7 illustrates one embodiment of the logic 700 generated through instrumentation. In particular, Figure 7 illustrates the additional gate-level logic added to generate signals SIG\_TRACE1 through SIG\_TRACE6 from synthesis of the modified source code.

Figure 8 illustrates a Verilog "always" block 800. Figure 9 illustrates the same code after instrumentation in accordance with the process of Figure 3. Due to Verilog syntax requirements, "BEGIN-END" statements were used to

properly group the instrumentation variable with the other statements in each executable path.

Although the code of Figure 8 results in a latch, application of the technique of Figure 3 to the source code of Figure 8 ensures that the instrumentation output signals are the result of combinatorial logic only. Thus the logic for determining which lines of code are active can be purely combinatorial even when the RTL source code is synthesized into latches.

Figure 10 illustrates one embodiment of gate-level logic 1100 generated by synthesis of the instrumented "always" block 900 of Figure 9. The instrumentation signals SIG\_TRACE1, SIG\_TRACE2, SIG\_TRACE3, and SIG\_TRACE4 are the result of combinatorial logic only.

Referring to Figure 2, the instrumentation data 238 can be stored in a cross-reference file. In one embodiment, the cross-reference file contains a mapping between original source code line numbers and instrumentation signals. Each time an instrumentation variable (and its associated signal) is added to the source code, all the line numbers of the statements in the list associated with the instrumentation variable are added to the file. This cross-reference file (i.e., instrumentation data 238) can be used by the gate-level simulation environment to convert the designer's breakpoints into actual conditions on instrumentation signals.

A more sophisticated method than that illustrated in Figure 3 is required to instrument RTL source code having references to signal events. Typically such source code is used to describe edge-sensitive devices. References to signal events typically imply flip-flops. A signal event is a

signal transition. Thus any signal computed from a signal transition references a signal event.

Figure 11 illustrates sample VHDL code 1100 with references to a signal event. VHDL code 1100 implements a D-type flip-flop with asynchronous  
5 reset. The event in this example is a transition on the clock signal (CLK) as referenced by the term "CLK'EVENT."

In accordance with VHDL specifications signals can have various attributes associated with them. A function attribute executes a named function on the associated signal to return a value. For example, when the  
10 simulator executes a statement such as CLK'EVENT, a function call is performed to check this property of the signal CLK. In particular, CLK'EVENT returns a Boolean value signifying a change in value on the signal CLK. Other classes of attributes include value attributes and range attributes.

15 In VHDL code 1100, the signal CLK has a function attribute named "event" associated with it. The predicate CLK'EVENT is true if an event (i.e., signal transition) has occurred on the CLK signal. Assigning a value to a signal (i.e., a signal transaction) qualifies as an event only if the transaction results in a change in value or state for the signal. Thus the predicate  
20 CLK'EVENT is true whenever an event has occurred on the signal CLK in the most recent simulation cycle. The predicate "IF (CLK'EVENT and CLK = '1')"

Depending upon the specifics of the HDL, another function such as RISING\_EDGE(CLK) might be used to accomplish the same result without

the use of attributes. The function `RISING_EDGE(CLK)` is still an event even though the term “event” does not appear in the function.

Figure 12 illustrates a method of instrumenting source code having references to signal events. In step 1210, every signal event is sampled using a fast clock. In other words, every signal whose state transition serves as the basis for the determination of another signal is sampled. An instrumentation signal event corresponding to the original signal event is generated in step 1220. Any attributes of the original signal must similarly be reproduced based on the instrumentation signal if the source code uses attributes of the original signal event.

In step 1230, every process that references a signal event is duplicated. In step 1240, each list of sequential statements within the duplicate version of the code is replaced by a unique local variable assignment statement. In step 1250, each time a signal event is referenced in the duplicated version of the code, it is replaced by the sampled signal event computed in step 1210. The modified RTL source code can then be synthesized in step 1260 to generate gate-level logic including the instrumentation output signals.

Figure 13 illustrates application of the method of Figure 12 to the source code of Figure 11. In order to detect signal events properly for instrumentation, the signal events are sampled using a fast clock provided during gate-level simulation (i.e., `FAST_CLK`). `FAST_CLK` has a higher frequency than the `CLK` signal and thus permits detecting transition edges before signals depending upon `CLK` (including `CLK` itself) can.

The only signal event referenced in Figure 11 is a transition in the signal `CLK` indicated by the term `CLK'EVENT`. Thus an instrumentation



version of CLK'EVENT is created by sampling the signal CLK using FAST\_CLK. The signal FAST\_CLK has a higher frequency than the signal CLK.

Code portion 1310 samples the CLK signal on every rising edge of the signal FAST\_CLK to generate a sampled version of the signal CLK named SAMPLED\_CLK. The instrumentation version of CLK'EVENT is CLK\_EVENT which is generated in code portion 1310 based on SAMPLED\_CLK. The instrumentation signal CLK\_EVENT (corresponding to CLK'EVENT) is determined by comparison of signals SAMPLED\_CLK and CLK. The signal CLK\_EVENT is true only when the signal SAMPLED\_CLK is not the same as CLK, thus indicating a transition has occurred in the signal CLK.

Although not required for this example, code portion 1310 also illustrates the generation of instrumentation clock signal attributes based on SAMPLED\_CLK. For example, the signal CLK'STABLE is the complement of CLK'EVENT. Thus code portion 1310 indicates the instrumentation version of the attribute CLK'STABLE (i.e., CLK\_STABLE) computed on the instrumentation clock signal (i.e., SAMPLED\_CLK). The signal CLK'LASTVALUE is a function signal attribute that returns the previous value of the signal CLK. The instrumentation version (i.e., CLK\_LASTVALUE) of the attribute CLK'LASTVALUE is similarly computed on the instrumentation clock signal, SAMPLED\_CLK.

Although CLK\_LASTVALUE is the same as the sampled clock signal, SAMPLED\_CLK, code 1310 introduces the intermediate signal SAMPLED\_CLK for purposes of illustrating sampling of the CLK signal. The

signal CLK\_LASTVALUE can be defined in lieu of SAMPLED\_CLK in order to eliminate the introduction of an unnecessary intermediate signal SAMPLED\_CLK and the subsequent step of assigning CLK\_LASTVALUE the value of SAMPLED\_CLK.

5           Neither CLK\_LASTVALUE nor CLK\_STABLE are needed in this example for code portion 1320, however, code portion 1310 serves as an example of how to generate instrumentation versions of signal attributes typically used to describe edge-sensitive devices.

10           Code portion 1320 represents the instrumented duplicate of original code portion 1330. The process of code portion 1330 references the event CLK'EVENT in the IF-ELSIF statement. In code portion 1320, all sequential statements (except the statement referencing an event) have been replaced with unique local variable assignment statements. These statements assign a local variable (i.e., TRACE1, TRACE2) the value "1." Code portion 1320 also  
15 includes statements to create and initialize these unique local variables.

          In accordance with step 1240, every occurrence of a signal event is replaced with the sampled version of that event. Thus, for example, references to CLK'EVENT in code portion 1330 are replaced with references to CLK\_EVENT in code portion 1320. Moreover, the process parameter list is  
20 modified to include the generated signal CLK\_EVENT. Figure 14 illustrates the gate-level logic 1400 resulting from synthesis of the code in Figure 13.

          Figure 15 illustrates Verilog source code 1500 for a D flip-flop with asynchronous reset. Figure 16 illustrates the code 1600 resulting from modifying source code 1500 in accordance with the method of Figure 12.

One advantage of the instrumentation approach of Figure 12 is that the gates generated by the synthesis tool are the same ones that would be generated if the source code had not been instrumented. The gates generated for the instrumentation logic are not intermingled with the gates generated from the non-instrumented source code. This permits design verification with gate-level logic that does not need to be re-verified after instrumentation verification. Thus the designer can verify the result of synthesis at the gate level while retaining RTL breakpoint feature. In some cases, however, the synthesis tool may not recognize that the same code appears twice. This may incur an additional relatively expensive phase of resource sharing in order to achieve the same performance results as the process illustrated in Figure 3.

One advantage of the instrumentation process of Figure 3 over that of Figure 12, however, is that a synthesis tool can typically analyze the source code to detect obvious resource sharing.

The instrumentation methods of Figures 3 and 12 permit detecting any path that has been taken while a VHDL process or a Verilog “always” block is active. Tracking the activation of each process permits further analysis.

Figure 17 illustrates a method of instrumenting the activation of the processes (or “always” blocks) themselves for subsequent determination of whether the process is active during gate-level simulation .

In step 1710, the sensitivity list of a process is identified. In step 1720, logic is generated to compare the signals in the sensitivity list between consecutive simulation cycles. Subsequently, during gate-level simulation in step 1730, a determination is made as to whether an event has occurred on any of the sensitivity list signals. Each simulation cycle that a signal indicates

a difference (i.e., a signal event has occurred), the process is active as indicated by step 1740. Otherwise, if no events have occurred on any of the sensitivity list signals, the process is inactive as indicated by step 1750.

Figure 18 illustrates the code added to determine if process P1 is active.

5 The added code is italicized. The sensitivity list of process P1 includes signals a, b, and c. In accordance with step 1720 of Figure 17, code section 1810 creates sampled versions of a, b, and c using FAST\_CLK as described above. The sampled versions of a, b, and c are SAMPLED\_A, SAMPLED\_B, and SAMPLED\_C, respectively.

10 Code section 1820 determines if an event has occurred on each of the sensitivity list signals. The test "(SAMPLED\_A /= A)" is true if an event occurs with respect to signal A. Similarly "(SAMPLED\_B /= B)" and "(SAMPLED\_C /= C)" indicate whether an event has occurred with respect to signals B and C. Process P1 is active if any one of these tests is true. Thus the  
15 variable P1\_ACTIVE is generated by combining each of these signal events using the logical OR function in code section 1820. Thus signal P1\_ACTIVE indicates whether process P1 is active.

Process instrumentation data can be added to the instrumentation data cross-reference file in order to enhance the source code display. For example,  
20 the active process in a given cycle can be highlighted to indicate it is active. This permits the designer to visually see the active processes without having to determine the value of each signal. In one embodiment, the instrumentation data is used to enhance the display of the original RTL source code rather than the source code resulting from instrumentation.

The instrumentation techniques presented result in gate level designs providing explicit instrumentation signals to indicate that some specific portion of the source code is active. The number of instrumentation signals tends to increase with the complexity of the system being modeled.

5 Some optimizations may be performed to decrease the number of instrumentation signals. At least one execution path will be active any time a process is activated. As a result, the TRACE1 variable in the examples of Figures 6 and 9 tend to provide no additional information and thus SIG\_TRACE1 is somewhat trivial as can be seen from the synthesized logic of  
10 Figures 7 and 10. Thus at least one trace variable (and therefore one output signal trace) can typically be eliminated.

In some cases the execution status of each branch of the code can be determined even though every branch is not explicitly instrumented. To verify the execution status of every branch, the instrumentation process need  
15 only ensure that each branch is instrumented either explicitly or implicitly through the instrumentation of other branches.

In some instances, the capacity of hardware triggers can be used to eliminate some of the instrumentation by combining several signals into one condition. The number of gates simulated can be reduced by replacing logical  
20 AND conditions that appear in the equations of instrumentation signals by simulator-specific triggers.

For example, consider the instrumented CASE statement code fragment 1910 illustrated in Figure 19. For purposes of example, only the trace variable assignment statements are shown for the four possible cases. A  
25 synthesis tool will generate four comparisons with the vector "opcode." Each

trace variable is associated with one of the possible values of opcode. Clearly, however, the additional logic is unnecessary because setting a breakpoint on any one of the case conditions corresponds to setting a trigger on the vector for the corresponding value of "opcode."

5           Figure 20 illustrates a method for optimizing the instrumentation process. In particular, an instrumentation signal is selected in step 2010. In step 2020, a determination is made to whether the equation of the current signal can be expressed as a logical AND between a signal and a simplified expression. If so, then the AND gate should be eliminated in step 2030 and  
10   the extracted signal can be added to the trigger conditions during simulation in step 2040. If triggers can be activated on zeroes as well as ones, then step 2020 can also determine whether an equation can be simplified as a logical negation of a subexpression and the logical negation of the subexpression can be added to the trigger conditions during simulation in step 2040 where  
15   appropriate. Step 2020 would then be applied recursively until the equation cannot be further simplified. This process is then applied to all of the instrumentation signals.

For example, signal TRACE4 is the result of performing a logical AND between opcode(0) and opcode(1). Thus TRACE4 is active only when opcode  
20   = "11". In accordance with Figure 20, the AND gate can be removed and the simulator trigger conditions would be changed from TRACE4 = 1 to  
"OPCODE(0) = 1 AND OPCODE(1) = 1." This process would then be applied recursively to all signals remaining in the trigger condition. Thus if  
OPCODE(0) happened to be the result of an AND between two other signals,  
25   the AND gate could again be eliminated from the synthesized gate-level

design and the trigger conditions could be updated accordingly as long as no other signals used "OPCODE(0)" as an input. If no other logic uses "OPCODE(0)" as an input, then the trigger conditions can be updated to refer to the signals used to generate OPCODE(0) and the gate-level netlist AND gate can safely be eliminated. More generally, any optimization that consists of eliminating gates and other elements by transferring the implementation of the instrumentation logic to the logic analyzer of the target simulator can be performed.

Where permitted by the gate-level simulator, the instrumentation required for detecting activation of a process may similarly be reduced. In particular, greater efficiency may be possible by keeping a list of all the signals in the process sensitivity list and then testing whether events occurred on the signals in the sensitivity list. Further optimization may be made possible by sharing the logic for signals that appear on the sensitivity list of more than one process. The original signal can be sampled once initially. A comparison is made between the initial value and the current value of the signal to generate an event signal indicative of whether an event has occurred on that signal. The event signal can then be used for instrumentation of processes with events and for tracking process activation.

Figures 3, 12, and 17 illustrate methods of modifying the original RTL source code for instrumenting processes and level-sensitive and edge-sensitive source code. Trace variables (i.e., instrumentation variables) can be used to track the execution of any path within the source code. Additional output signals are generated from instrumentation variables in order to detect the execution paths of the source code. In the illustrated embodiments,

the instrumentation variables are reset at the beginning of a process and the signals are assigned at the end of the process in order to ensure that all the signals are assigned regardless of which execution path is taken inside the process.

5 In an alternative embodiment, the signals might be directly assigned in the execution path of the process. Typically, this alternative embodiment would force the synthesis tool to generate complicated structures including latches due to the nature of HDLs and simulation rules.

10 The methods of Figures 3, 12, and 17 can be applied to the source code before the source code is synthesized. Thus in one embodiment the steps that modify the RTL source code can be performed before but entirely independently of the synthesis process itself.

15 Figure 21 illustrates an embodiment in which the instrumentation data is generated entirely within the synthesis process. The process of creating output signals associated with synthesizable statements in the source code and then synthesizing the source code into a gate-level design including the output signal can be incorporated into the synthesis tool itself so that modification of the RTL source code is not required.

20 For example, one of the steps performed by a synthesis tool for generation of the gate-level design is parsing the RTL source code. Parsing the RTL source code results in a parser data structure that is subsequently used to generate the gate-level design. Instead of modifying the source code, the synthesis tool can simply set markers inside the parser data structure.

25 Figure 22 illustrates one application of using the instrumentation signals for tracing execution flow using breakpoints. In step 2210, the user sets



a breakpoint at a specified line number of the source code. The specified line number is then associated with one of the instrumented lists of statements in step 2220. In step 2230, the instrumentation signal for the associated list is identified as the breakpoint output signal.

5           During the gate-level simulation run, the active lists (identified by transitions in their corresponding instrumentation signals) may be highlighted and displayed for the user as indicated in step 2240. For example, the active lists may be portrayed in a different color than the inactive lists. Alternatively, the active lists may be displayed using blinking characters, for  
10       example. The instrumentation data file can be used to associate an instrumentation signal with a list of source code line numbers to be highlighted.

          In response to a 0 to 1 transition in the breakpoint output signal, the simulation can be stopped as indicated in step 2250. Thus through  
15       instrumentation the designer has the ability to effectively set breakpoints in the RTL source code which can be acted upon during RTL simulation.

          The methods of instrumentation may be implemented by a processor responding to a series of instructions. In various embodiments, these instructions may be stored in a computer system's memory such as random  
20       access memory or read only memory.

          The instructions may be distributed on a nonvolatile storage medium for subsequent access and execution by the processor. Typically the instructions are stored in the storage medium for distribution to a user. The instructions may exist in an application program form or as a file stored in

the storage medium. The instructions are transferred from the nonvolatile storage medium to a computer system for execution by the processor.

In one embodiment, the program or file is installed from the storage medium to the computer system such that the copy of the instructions in the nonvolatile storage medium is not necessary for performing instrumentation. In another embodiment, the program or file is configured such that the original nonvolatile storage medium is required whenever the instructions are executed.

Nonvolatile storage mediums based on magnetic, optical, or semiconductor memory storage principles are readily available. Nonvolatile magnetic storage mediums include floppy disks and magnetic tape, for example. Nonvolatile optical storage mediums include compact discs, digital video disks, etc. Semiconductor-based nonvolatile memories include rewritable flash memory.

Instrumentation allows the designer to perform gate-level simulation of synthesized RTL designs with source-level debugging. In addition, the instrumentation process allows the designer to examine source code coverage during simulation.

In the preceding detailed description, the invention is described with reference to specific exemplary embodiments thereof. Various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention as set forth in the claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

## CLAIMS

What is claimed is:

- 1 1. A method comprising the steps of:
  - 2 a) identifying at least one statement within a synthesizable source
  - 3 code; and
  - 4 b) synthesizing the source code into a gate-level netlist including at
  - 5 least one instrumentation signal, wherein the instrumentation signal is
  - 6 indicative of an execution status of the at least one statement.
- 1 2. The method of claim 1 wherein step b) includes the step of:
  - 2 i) generating instrumentation logic to provide the
  - 3 instrumentation signal as if the source code included a corresponding signal
  - 4 assignment statement within a same executable branch of the source code as
  - 5 the identified statement.
- 1 3. The method of claim 1 wherein step b) includes the steps of:
  - 2 i) initializing a marker to a first value at the beginning of a process
  - 3 within the source code; and
  - 4 ii) setting the marker to a second value within a same executable
  - 5 branch of the source code as the identified statement.
- 1 4. The method of claim 3 further comprising the step of:
  - 2 iii) assigning the value of the marker to the instrumentation signal
  - 3 at the end of the process.

09127564-073198

1 5. A method of generating a gate level design, comprising the steps of:  
2 a) creating an instrumentation signal associated with at least one  
3 synthesizable statement contained in a source code; and  
4 b) synthesizing the source code into a gate-level design having the  
5 instrumentation signal.

1 6. The method of claim 5 wherein step a) further comprises the step of:  
2 i) inserting a unique variable assignment statement into the  
3 source code, wherein the variable assignment statement is adjacent to at least  
4 one associated sequential statement; and  
5 ii) inserting a unique output signal assignment statement into the  
6 source code, wherein the unique output signal is assigned a value associated  
7 with the unique variable.

1 7. The method of claim 6 wherein the variable is assigned a first value in  
2 step a)i), the method further comprising the step of:  
3 iii) modifying the source code to initialize the unique variable to a  
4 second value.

1 8. The method of claim 5 wherein step a) is repeated to create a unique  
2 instrumented output signal for each list of sequential statements in the  
3 source code, wherein each list corresponds to a synthesizable executable  
4 branch of the source code.

1 9. The method of claim 5 further comprising the step of:  
2 c) generating cross-reference instrumentation data mapping each  
3 statement in a selected list to the instrumented output signal associated with  
4 that list for every list in the source code.

1 10. The method of claim 9 further comprising the steps of:  
2 d) simulating the gate level design using at least one of the  
3 instrumentation signals to establish a simulation breakpoint.

1 11. The method of claim 5 further comprising the steps of:  
2 c) displaying the source code, wherein at least one statement  
3 within a selected list is highlighted if the instrumentation signal  
4 corresponding to the selected list changes to a pre-determined value.

1 ~~12~~ A method of generating a gate-level netlist, comprising the steps of:  
2 a) receiving source code including synthesizable statements;  
3 b) inserting a unique local variable assignment statement into the  
4 source code for each branch of code having a list of at least one sequential  
5 statement, wherein the unique local variable assignment statement is  
6 adjacent to at least one statement within the list;  
7 c) inserting a corresponding instrumentation signal assignment  
8 statement into the source code for each of the inserted local variables,  
9 wherein the instrumentation signal is assigned a value of the corresponding  
10 unique local variable; and

11 d) synthesizing the source code into a gate-level design including  
12 the instrumentation signals.

1 13. The method of claim 12 wherein step b) further comprises the steps of:

2 i) assigning each unique local variable a first value; and

3 ii) initializing each local variable with second value.

1 14. The method of claim 12 further comprising the step of

2 e) mapping every statement within a selected list to the

3 corresponding instrumentation signal for that selected list as cross-reference

4 instrumentation data.

1 15. The method of claim 12 further comprising the steps of:

2 e) setting a breakpoint at a selected statement of the source code;

3 f) identifying the instrumentation signal corresponding to the list

4 associated with the selected statement as a breakpoint signal; and

5 g) simulating the gate-level design, wherein simulation is halted at

6 a simulation cycle that results in the breakpoint signal transitioning to a

7 pre-determined value.

1 16. A method of generating a gate level netlist, comprising the steps of:

2 a) receiving source code including synthesizable statements;

3 b) modifying the source code to generate a corresponding sampled

4 version of each signal event in a selected process;

5 c) modifying the source code to duplicate the selected process;

- 6 d) replacing each occurrence of a selected signal event with the  
7 corresponding sampled version in the duplicated process;  
8 e) replacing each list of sequential statements within an executable  
9 branch of the duplicated process with a unique variable assignment  
10 statement;  
11 f) modifying the duplicated process to include an instrumentation  
12 signal assignment for each unique variable; and  
13 g) synthesizing the modified source code into a gate-level design.

1 17. The method of claim 16 wherein step e) further comprises the steps of:

- 2 i) assigning the unique variables a first value; and  
3 ii) initializing the unique variables with second value.

1 18. The method of claim 16 further comprising the step of

- 2 e) mapping every statement within each selected list to its  
3 corresponding instrumentation signal.

1 19. The method of claim 16 further comprising the steps of:

- 2 h) setting a breakpoint at a selected statement of the source code;  
3 i) identifying the instrumentation signal corresponding to the list  
4 associated with the selected statement as a breakpoint signal; and  
5 j) simulating the gate-level design, wherein simulation is halted at  
6 a simulation cycle that results in a transition of the breakpoint signal to a  
7 pre-determined value.

09127584-073138

1 20. A method of debugging a gate-level design including the steps of:  
2 a) setting a breakpoint at a selected statement of a synthesizable  
3 source code;  
4 b) inserting a local variable assignment statement adjacent to at  
5 least one statement in a list of sequential statements , wherein the list  
6 corresponds to an executable branch of the source code including the selected  
7 statement;  
8 c) modifying the source code to include an instrumentation signal  
9 assignment statement for the local variable; and  
10 d) generating a gate-level design from the modified source code.

1 21. The method of claim 20 further comprising the steps of:  
2 e) simulating the gate-level design, wherein simulation is halted at  
3 a simulation cycle that results in a transition of the instrumentation signal to  
4 a pre-determined value.

1 22. The method of claim 20 wherein step b) further comprises the steps of:  
2 i) assigning the local variable a first value; and  
3 ii) initializing the local variable with second value.

1 23. The method of claim 20 further comprising the step of  
2 e) mapping every statement within the executable branch of source  
3 code to the instrumentation signal.



1 24. A method of simulating a gate-level design comprising the steps of:

2 a) identifying a sensitivity list of a process;

3 b) generating logic to identify signal events for any signal in the  
4 sensitivity list; and

5 c) identifying the process as active during simulation when a  
6 signal event occurs for any signal in the sensitivity list.

1 25. The method of claim 24 wherein step c) further comprises the step of:

2 i) highlighting a source code description of the process displayed  
3 during simulation.

1 26. The method of claim 24 wherein step b) further comprises the step of:

2 i) sampling each signal in the sensitivity list to generate  
3 corresponding instrumented signals; and

4 ii) comparing each signal in the sensitivity list with its  
5 corresponding instrumented signal to test each signal in the sensitivity list for  
6 an event.

1 27. The method of claim 26 wherein step c) further comprises the step of:

2 i) generating an active process output signal defined by logically  
3 ORing the results of the comparisons.

1 28. A storage medium having stored therein processor executable

2 instructions for generating a gate-level design from a register transfer level

3 (RTL) synthesizable source code, wherein when executed the instructions  
4 enable the processor to synthesize the source code into a gate-level netlist  
5 including at least one instrumentation signal, wherein the instrumentation  
6 signal is indicative of an execution status of at least one synthesizable  
7 statement of the source code.

1 29. The storage medium of claim 28 wherein the processor performs the  
2 steps of:

3 i) inserting a unique variable assignment statement into the  
4 source code, wherein the variable assignment statement is adjacent to at least  
5 one associated sequential statement; and

6 ii) inserting a unique output signal assignment statement into the  
7 source code, wherein the unique output signal is assigned a value associated  
8 with the unique variable.

1 ~~30.~~ A storage medium having stored therein processor executable  
2 instructions for generating a gate-level design from a register transfer level  
3 (RTL) synthesizable source code, wherein when executed the instructions  
4 enable the processor to perform the steps of:

5 a) inserting a unique local variable assignment statement into the  
6 source code for each branch of code having a list of at least one sequential  
7 statement, wherein the unique local variable assignment statement is  
8 adjacent to at least one statement within the list;

9 b) inserting a corresponding instrumentation signal assignment  
10 statement into the source code for each of the inserted local variables,

11 wherein the instrumentation signal is assigned a value of the corresponding  
12 unique local variable; and  
13 c) synthesizing the source code into a gate-level design including  
14 the instrumentation signals.

1 31. The storage medium of claim 30 having stored therein further  
2 instructions to enable the processor to perform the step of:

3 d) mapping every statement within each selected list to its  
4 corresponding instrumentation signal.

1 ~~32.~~ A storage medium having stored therein processor executable  
2 instructions for debugging a gate level design during simulation, wherein  
3 when a breakpoint is set at a selected statement of a register transfer level  
4 (RTL) synthesizable source code the instructions enable the processor to  
5 perform the steps of:

6 a) inserting a local variable assignment statement adjacent to at  
7 least one statement in a list of sequential statements within the source code,  
8 wherein the list corresponds to an executable branch of the source code  
9 including the selected statement;

10 b) modifying the source code to include an instrumentation output  
11 signal assignment statement for the local variable; and

12 c) generating a gate-level design from the modified source code.

1 33. The storage medium of claim 32 having stored therein further  
2 instructions to enable the processor to perform the step of:  
3 d) mapping every statement within each selected list to its  
4 corresponding instrumentation signal.

[illegible]

ABSTRACT OF THE DISCLOSURE

Methods of instrumenting synthesizable source code to enable debugging support akin to high-level language programming environments for gate-level simulation are provided. One method of facilitating gate-level simulation includes generating cross-reference instrumentation data including instrumentation logic indicative of an execution status of at least one synthesizable register transfer level (RTL) source code statement. A gate-level netlist is synthesized from the source code. Evaluation of the instrumentation logic during simulation of the gate-level netlist facilitates simulation by indicating the execution status of a corresponding source code statement. One method results in a modified gate-level netlist to generate instrumentation signals corresponding to synthesizable statements within the source code. This may be accomplished by modifying the source code or by generating the modified gate-level netlist as if the source code was modified during synthesis. Alternatively, cross-reference instrumentation data including instrumentation logic can be generated without modifying the gate-level design. The instrumentation logic indicates the execution status of a corresponding cross-referenced synthesizable statement. An execution count of a cross-referenced synthesizable statement can be incremented when the corresponding instrumentation signals indicates the statement is active to determine source code coverage. Source code statements can be highlighted when active for visually tracing execution paths. For breakpoint simulation, a breakpoint can be set at a selected source code statement. The corresponding instrumentation logic from the cross-reference instrumentation data is implemented as a simulation breakpoint. The simulation is halted at a

simulation cycle where the values of the instrumentation signals indicate that the source code statement is active.

09407584-073490

09127594-03498




Figure 1




Figure 2






Figure 3

400

ENTITY ALOOP IS

PORT(  
A : IN BIT\_VECTOR(0 TO 1);  
RESET : IN BOOLEAN;  
STATUS : OUT BOOLEAN );

END ENTITY ALOOP ;

ARCHITECTURE RTL OF ALOOP IS

BEGIN

PROCESS(A, RESET)

VARIABLE ZEROS, ONES : INTEGER ;

BEGIN

410	→	IF(RESET)	-- STATEMENT #1
		THEN	
420	→	STATUS <= 0 ;	-- STATEMENT #2
		ELSE	
430	→	ZEROS := 0 ;	-- STATEMENT #3
440	→	ONES := 0 ;	-- STATEMENT #4
450	→	FOR I IN 0 TO 1 LOOP	-- STATEMENT #5
460	→	IF A(I) = '0'	-- STATEMENT #6
		THEN	
470	→	ZEROS := ZEROS + 1 ;	-- STATEMENT #7
		ELSE	
480	→	ONES := ONES + 1 ;	-- STATEMENT #8
		END IF ;	
		END LOOP ;	
490	→	STATUS <= (ZEROS > ONES) ;	-- STATEMENT #9
		END IF ;	

END PROCESS ;

END ARCHITECTURE ;

Figure 4




Figure 5

600

```

ENTITY ALOOP IS
PORT(
  A : IN BIT_VECTOR(0 TO 1);
  RESET : IN BOOLEAN;
  STATUS : OUT BOOLEAN;
  SIG_TRACE1, SIG_TRACE2, SIG_TRACE3, SIG_TRACE4, SIG_TRACE5,
  SIG_TRACE6 : OUT BIT
);
END ENTITY ALOOP ;

```

```

ARCHITECTURE RTL OF ALOOP IS
BEGIN
PROCESS(A, RESET)
  VARIABLE TRACE1, TRACE2, TRACE3, TRACE4, TRACE5, TRACE6 : BIT ;
  VARIABLE ZEROS, ONES : INTEGER ;

```

```

  BEGIN
    TRACE1 := '0'; TRACE2 := '0';
    TRACE3 := '0'; TRACE4 := '0';
    TRACE5 := '0'; TRACE6 := '0';

```

```

630 → TRACE1 := '1';           -- INSTRUMENT STATEMENT #1
      IF(RESET)                -- STATEMENT #1
      THEN
632 → TRACE2 := '1';           -- INSTRUMENT STATEMENT #2
      STATUS <= FALSE ;        -- STATEMENT #2
      ELSE
634 → TRACE3 := '1';           -- INSTRUMENT STATEMENTS #3, #4, #5, #9
      ZEROS := 0 ;             -- STATEMENT #3
      ONES := 0 ;              -- STATEMENT #4
      FOR I IN 0 TO 1 LOOP     -- STATEMENT #5
636 → TRACE4 := '1';           -- INSTRUMENT STATEMENT #6
      IF A(I) = '0'            -- STATEMENT #6
      THEN
638 → TRACE5 := '1';           -- INSTRUMENT STATEMENT #7
      ZEROS := ZEROS + 1 ;     -- STATEMENT #7
      ELSE
640 → TRACE6 := '1';           -- INSTRUMENT STATEMENT #8
      ONES := ONES + 1 ;       -- STATEMENT #8
      END IF ;
      END LOOP ;
642 → STATUS <= (ZEROS > ONES) ; -- STATEMENT #9

```

```

  END IF ;
  SIG_TRACE1 <= TRACE1 ; SIG_TRACE2 <= TRACE2 ;
  SIG_TRACE3 <= TRACE3 ; SIG_TRACE4 <= TRACE4 ;
  SIG_TRACE5 <= TRACE5 ; SIG_TRACE6 <= TRACE6 ;
END PROCESS ;

```

```

END ARCHITECTURE ;

```

Figure 6




Figure 7

```
800  MODULE SAMPLE(RESET, D, CLK, Q) ;  
  
      INPUT RESET ;  
      INPUT D ;  
      INPUT CLK ;  
      REG Q ;  
      OUTPUT Q ;  
  
      ALWAYS @(CLK OR RESET OR D)  
      BEGIN  
          IF(RESET==1)  
              Q <= 0 ;  
          ELSE  
              IF(CLK==1)  
                  Q <= D ;  
      END  
  
      ENDMODULE
```

Figure 8

```

MODULE SAMPLE(RESET, D, CLK, Q, SIG_TRACE1, SIG_TRACE2, SIG_TRACE3, SIG_TRACE4);

INPUT RESET;
INPUT D;
INPUT CLK;
REG Q;
OUTPUT Q;

REG SIG_TRACE1, SIG_TRACE2, SIG_TRACE3, SIG_TRACE4;
OUTPUT SIG_TRACE1, SIG_TRACE2, SIG_TRACE3, SIG_TRACE4;

INTEGER TRACE1, TRACE2, TRACE3, TRACE4;

ALWAYS @(CLK OR RESET OR D)
BEGIN
    TRACE1 = 0; TRACE2 = 0; TRACE3 = 0; TRACE4 = 0;

    TRACE1 = 1;
    IF(RESET==1)
    BEGIN
        TRACE2 = 1;
        Q <= 0;
    END
    ELSE
    BEGIN
        TRACE3 = 1;
        IF(CLK==1)
        BEGIN
            TRACE4 = 1;
            Q <= D;
        END
    END

    SIG_TRACE1 = TRACE1;
    SIG_TRACE2 = TRACE2;
    SIG_TRACE3 = TRACE3;
    SIG_TRACE4 = TRACE4;

END

ENDMODULE

```

900

Figure 9

SIG\_0" + 054260




Figure 10



1100      PROCESS (CLK, D, RESET)  
             BEGIN  
                 IF (RESET = '1') THEN  
                     Q <= '0';  
                     ELSIF (CLK'EVENT AND CLK = '1') THEN\*  
                         Q <= D;  
                     END IF;  
             END PROCESS

Figure 11

```
graph TD; 1210[1210 SAMPLE EVERY SIGNAL USED AS AN EVENT] --> 1220[1220 GENERATE INSTRUMENTATION EVENT SIGNAL CORRESPONDING TO THE SAMPLED SIGNAL]; 1220 --> 1230[1230 DUPLICATE EACH PROCESS REFERENCING THE SAMPLED SIGNAL]; 1230 --> 1240[1240 REPLACE EACH STATEMENT LIST WITHIN THE DUPLICATED VERSION OF THE SOURCE CODE WITH A UNIQUE LOCAL VARIABLE ASSIGNMENT STATEMENT]; 1240 --> 1250[1250 REPLACE EACH OCCURRENCE OF THE SAMPLED SIGNALS IN THE DUPLICATED CODE WITH THE CORRESPONDING INSTRUMENTATION EVENT SIGNAL]; 1250 --> 1260[1260 SYNTHESIZE MODIFIED SOURCE CODE INTO GATE-LEVEL DESIGN];
```

1210 SAMPLE EVERY SIGNAL USED AS AN EVENT

1220 GENERATE INSTRUMENTATION EVENT SIGNAL CORRESPONDING TO THE SAMPLED SIGNAL

1230 DUPLICATE EACH PROCESS REFERENCING THE SAMPLED SIGNAL

1240 REPLACE EACH STATEMENT LIST WITHIN THE DUPLICATED VERSION OF THE SOURCE CODE WITH A UNIQUE LOCAL VARIABLE ASSIGNMENT STATEMENT

1250 REPLACE EACH OCCURRENCE OF THE SAMPLED SIGNALS IN THE DUPLICATED CODE WITH THE CORRESPONDING INSTRUMENTATION EVENT SIGNAL

1260 SYNTHESIZE MODIFIED SOURCE CODE INTO GATE-LEVEL DESIGN

## Figure 12

1300

```
PROCESS (FAST_CLK)
BEGIN
    IF (FAST_CLK'EVENT AND FAST_CLK = '1')
    THEN
        SAMPLED_CLK <= CLK;
    END IF;
END PROCESS;

CLK_EVENT <= SAMPLED_CLK /= CLK;
CLK_STABLE <= SAMPLED_CLK = CLK;
CLK_LASTVALUE <= SAMPLED_CLK;
```

1310

```
PROCESS (CLK, D, RESET, CLK_EVENT)
    VARIABLE TRACE1, TRACE2 : BIT;
BEGIN
    TRACE1 := '0'; TRACE2 := '0';
    IF (RESET = '1') THEN
        TRACE1 := '1';
        Q <= '0';
    ELSIF (CLK_EVENT AND CLK = '1') THEN
        TRACE2 := '1';
        Q <= D;
    END IF;
    SIG_TRACE1 <= TRACE1; SIG_TRACE2 <= TRACE2;
END PROCESS;
```

1320

```
PROCESS (CLK, D, RESET)
BEGIN
    IF (RESET = '1') THEN
        Q <= '0';
    ELSIF (CLK'EVENT AND CLK = '1') THEN
        Q <= D;
    END IF;
END PROCESS
```

1330

Figure 13

1400




Figure 14

```

1500 ALWAYS @(POSEDGE CLK OR NEGEDGE RESET)
      BEGIN
          IF (RESET == 0)
              Q <= 0;
          ELSE
              Q <= D;
      END

```

Figure 15

```

1600 ALWAYS @(POSEDGE FAST_CLK)
      BEGIN
          SAMPLED_CLK <= CLK
          SAMPLED_RESET <= RESET;
      END

      ASSIGN CLK_EDGE = SAMPLED_CLK ^ CLK;
      ASSIGN RESET_EDGE = SAMPLED_RESET ^ RESET;

      INTEGER TRACE1, TRACE2;
      REG [1:0] SIG_TRACE;
      ALWAYS @(CLK_EDGE OR RESET_EDGE OR CLK OR RESET)
      BEGIN
          TRACE1 = 0; TRACE2 = 0;
          IF((CLK_EDGE == 1) && (CLK == 1) && (RESET_EDGE == 1) && (RESET == 0))
              IF (RESET == 0)
                  TRACE1 = 1;
              ELSE
                  TRACE2 = 1;
          SIG_TRACE[0] = TRACE1;
          SIG_TRACE[1] = TRACE2;
      END

      ALWAYS @(POSEDGE CLK OR NEGEDGE RESET)
      BEGIN
          IF (RESET == 0)
              Q <= 0;
          ELSE
              Q <= D;
      END

```

Figure 16




Figure 17

P1: PROCESS (A, B, C)

```

PROCESS (FAST_CLK)
BEGIN
    IF (FAST_CLK'EVENT AND FAST_CLK = '1')
    THEN
        SAMPLED_A <= A;
        SAMPLED_B <= B;
        SAMPLED_C <= C;
    END IF
END PROCESS;

```

1810

```

P1_ACTIVE <= (SAMPLED_A /= A)
OR (SAMPLED_B /= B)
OR (SAMPLED_C /= C);

```

1820

Figure 18

```

CASE OPCODE IS
  WHEN "00" => TRACE1 := 1 ;
                STATE := 1 ;
1910 ~ WHEN "01" => TRACE2 := 1 ;
                STATE := 2 ;
        WHEN "10" => TRACE3 := 1 ;
                STATE := 2 ;
        WHEN "11" => TRACE4 := 1 ;
                STATE := 1 ;
END CASE ;

```

Figure 19




Figure 20






Figure 21




Figure 22

Patent

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

## METHOD AND APPARATUS FOR GATE-LEVEL SIMULATION OF SYNTHESIZED REGISTER TRANSFER LEVEL DESIGNS WITH SOURCE-LEVEL DEBUGGING

the specification of which

X is attached hereto.  
\_\_\_\_\_ was filed on \_\_\_\_\_ as  
United States Application Number \_\_\_\_\_  
or PCT International Application Number \_\_\_\_\_  
and was amended on \_\_\_\_\_  
(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

Priority  
Claimed

_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<u>Yes</u>	<u>No</u>
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<u>Yes</u>	<u>No</u>
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<u>Yes</u>	<u>No</u>

I hereby claim the benefit under title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below

_____ (Application Number)	_____ Filing Date
_____ (Application Number)	_____ Filing Date

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

_____ (Application Number)	_____ Filing Date	_____ (Status -- patented, pending, abandoned)
_____ (Application Number)	_____ Filing Date	_____ (Status -- patented, pending, abandoned)

I hereby appoint Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Berezna, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Gregory D. Caldwell, Reg. No. 39,926; Kent M. Chen, Reg. No. 39,630; Lawrence M. Cho, Reg. No. 39,942; Thomas M. Coester, Reg. No. 39,637; Roland B. Cortes, Reg. No. 39,152; William Donald Davis, Reg. No. 38,428; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Tarek N. Fahmi, Reg. No. 41,402; James Y. Go, Reg. No. 40,621; Sharmini Nathan Green, Reg. No. 41,410; David R. Halvorson, Reg. No. 33,395; George W. Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; Dag H. Johansen, Reg. No. 36,172; Stephen L. King, Reg. No. 19,180; Michael J. Mallie, Reg. No. 36,591; Paul A. Mendonsa, Reg. No. P-42,879; Kimberley G. Nobles, Reg. No. 38,255; Ronald W. Reagin, Reg. No. 20,340; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Charles E. Shernwell, Reg. No. 40,171; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Allan T. Sponseller, Reg. No. 38,318; Steven R. Sponseller, Reg. No. 39,384; Judith A. Szepesi, Reg. No. 39,393; Edwin H. Taylor, Reg. No. 25,129; Lester J. Vincent, Reg. No. 31,460; John Patrick Ward, Reg. No. 40,216; Ben J. Yorks, Reg. No. 33,609; and Norman Zafman, Reg. No. 26,250; my attorneys; and Robert Andrew Diehl, Reg. No. 40,992; Thomas A. Hassing, Reg. No. 36,159; and Edwin A. Sloane, Reg. No. 34,728; my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor Alain Raynaud

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Paris, FRANCE Citizenship FRANCE  
(City, State) (Country)

Post Office Address Batiment Hermes, 4 rue Rene Rasek, 91400 Saclay  
Paris, France

Full Name of Second/Joint Inventor Luc M. Burgun

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Creteil, FRANCE Citizenship FRANCE  
(City, State) (Country)

Post Office Address 4 rue du Barrage  
Creteil, France 94000

Full Name of Third/Joint Inventor \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_ Citizenship \_\_\_\_\_  
(City, State) (Country)

Post Office Address \_\_\_\_\_  
\_\_\_\_\_

Full Name of Fourth/Joint Inventor \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_ Citizenship \_\_\_\_\_  
(City, State) (Country)

Post Office Address \_\_\_\_\_  
\_\_\_\_\_

Full Name of Fifth/Joint Inventor \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_ Citizenship \_\_\_\_\_  
(City, State) (Country)

Post Office Address \_\_\_\_\_  
\_\_\_\_\_

Full Name of Sixth/Joint Inventor \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_ Citizenship \_\_\_\_\_